

Final

Am27C512

65,536 x 8-Bit CMOS EPROM

T-46-13-29

T-46-13-25

Advanced
Micro
Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time — 70 ns
- Low power consumption:
 - 100 μ A maximum standby current
- Programming voltage: 12.5 V
- Single +5-V power supply
- JEDEC-approved pinout
- $\pm 10\%$ power supply tolerance available
- Latch-up protected to 100 mA from -1 V to $V_{CC} + 1$ V

GENERAL DESCRIPTION

The Am27C512 is a 512K-bit, ultraviolet erasable programmable read-only memory. It is organized as 65,536 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Devices are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) packages.


Typically, any byte can be accessed in less than 70 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers separate Output Enable ($\overline{OE}$) and Chip Enable ($\overline{CE}$) controls, thus

eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C512 supports AMD's interactive programming algorithm (1-ms pulses).

BLOCK DIAGRAM



BD000213

PRODUCT SELECTOR GUIDE

Family Part No.	Am27C512							
Ordering Part No:								
$\pm 5\% V_{CC}$ Tolerance	-75	-95	-125	-155	-175	-205	-255	-305
$\pm 10\% V_{CC}$ Tolerance	—	-90	-120	-150	-170	-200	-250	-300
Max. Access Time (ns)	70	90	120	150	170	200	250	300
$\overline{CE}$ ($\overline{E}$) Access (ns)	70	90	120	150	170	200	250	300
$\overline{OE}$ ($\overline{G}$) Access (ns)	40	40	50	50	50	75	100	100


Publication # 08140 Rev. E Amendment /0
Issue Date: November 1989

CONNECTION DIAGRAMS
Top View

T-46-13-29


T-46-13-25

DIP



CD011731

LCC*



CD00600A

*Also available in 32-pin rectangular plastic leaded chip carrier.


Notes: 1. JEDEC nomenclature is in parentheses.

2. Don't use (DU) for PLCC.

LOGIC SYMBOL

T-46-13-29

T-46-13-25



LS003312

PIN DESCRIPTION

A ₀ - A ₁₅	= Address Inputs
CE (E)	= Chip Enable Input
DQ ₀ - DQ ₇	= Data Inputs/Outputs
OE (G)	= Output Enable Input
V _{CC}	= V _{CC} Supply Voltage
V _{PP}	= Program Supply Voltage
GND	= Ground
NC	= No Internal Connection
DU	= No External Connection

ORDERING INFORMATION


Standard Products

T-46-13-29

T-46-13-25

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations	
AM27C512-75	DC, DCB, LC, LCB
AM27C512-95	DC, DCB, DI, DIB, LC, LCB, LI, LIB
AM27C512-125	
AM27C512-155	
AM27C512-175	
AM27C512-205	
AM27C512-255	
AM27C512-305	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM27C512-90	
AM27C512-120	
AM27C512-150	
AM27C512-170	
AM27C512-200	
AM27C512-250	
AM27C512-300	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)


OTP Products

T-46-13-29

T-46-13-25

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations	
AM27C512-125	JC, PC
AM27C512-150	
AM27C512-155	
AM27C512-170	
AM27C512-175	
AM27C512-200	
AM27C512-205	
AM27C512-250	
AM27C512-255	
AM27C512-300	
AM27C512-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION


APL Products

T-46-13-29

T-46-13-25

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

AM27C512-90	/BXA, /BUA
AM27C512-120	
AM27C512-150	
AM27C512-170	
AM27C512-200	
AM27C512-250	
AM27C512-300	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION**Erasing the Am27C512**

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μW/cm² for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C512

Upon delivery, or after each erasure, the Am27C512 has all 524,288 bits in the "ONE", or HIGH state. "ZEROS" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when 12.5 ± 0.5 V is applied to the $\overline{OE}/V_{pp}$ pin, and $\overline{CE}$ is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C512. This part of the algorithm is done at $V_{CC} = 6.0$ V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = 5$ V ± 5%.

Program Inhibit

Programming of multiple Am27C512s in parallel with different data is also easily accomplished. Except for $\overline{CE}$, all like inputs of the parallel Am27C512 including $\overline{OE}/V_{pp}$ may be common. A TTL low-level program pulse applied to an Am27C512 $\overline{CE}$ input with $\overline{OE}/V_{pp} = 12.5 \pm 0.5$ V will program that Am27C512. A high-level $\overline{CE}$ input inhibits the other Am27C512s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{OE}/V_{pp}$ and $\overline{CE}$ at V_{IL} . Data should be verified t_{PV} after the falling edge of $\overline{CE}$.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type.

This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A_9 of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A_0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C512, these two identifier bytes are given in the Mode Selector table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode**T-46-13-29**

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{CE}$) is the power control and should be used for device selection. Output Enable ($\overline{OE}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{CE}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{OE}$, assuming that $\overline{CE}$ has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode**T-46-13-25**

The Am27C512 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μA. It is placed in CMOS-standby when $\overline{CE}$ is at $V_{CC} \pm 0.3$ V. The Am27C512 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{CE}$ is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{OE}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{CE}$ be decoded and used as the primary device-selecting function, while $\overline{OE}/V_{pp}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1-μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7-μF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

T-46-13-29

T-46-13-25

Pins						
Mode		$\overline{CE}$	$\overline{OE}/V_{PP}$	A_0	A_9	Outputs
Read		V_{IL}	V_{IL}	X	X	D _{OUT}
Output Disable		V_{IL}	V_{IH}	X	X	High Z
Standby (TTL)		V_{IH}	X	X	X	High Z
Standby (CMOS)		$V_{CC} \pm 0.3 V$	X	X	X	High Z
Program		V_{IL}	V_{PP}	X	X	D _{IN}
Program Verify		V_{IL}	V_{IL}	X	X	D _{OUT}
Program Inhibit		V_{IH}	V_{PP}	X	X	High Z
Auto Select (Note 3)	Manufacturer Code	V_{IL}	V_{IL}	V_{IL}	V_H	01 H
	Device Code	V_{IL}	V_{IL}	V_{IH}	V_H	91 H

Notes: 1. X can be either V_{IL} or V_{IH} 2. $V_H = 12.0 V \pm 0.5 V$ 3. $A_1 - A_8 = A_{10} - A_{15} = V_{IL}$ 4. See DC Programming characteristics for V_{PP} voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:
 OTP devices -65 to 125°C
 All other devices -65 to 150°C
 Ambient Temperature
 with Power Applied -55 to +125°C
 Voltage with Respect to Ground:
 All pins except Ag, Vpp, and
 VCC -0.6 to VCC + 0.5 V
 Ag and Vpp -0.6 to 13.5 V
 VCC -0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Minimum DC voltage on input or I/O is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O is VCC + 0.5 V which may overshoot to VCC + 2.0 V for periods up to 20 ns.

2. For Ag and Vpp the minimum DC input is -0.5 V. During transitions, Ag and Vpp may undershoot GND to -2.0 V for periods of up to 20 ns. Ag and Vpp must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices
 Case Temperature (TC) 0 to +70°C
 Industrial (I) Devices
 Case Temperature (TC) -40 to +85°C
 Extended Commercial (E) Devices
 Case Temperature (TC) -55 to +125°C
 Military (M) Devices
 Case Temperature (TC) -55 to +125°C
 Supply Read Voltages:
 VCC for Am27C512-XX5 +4.75 to +5.25 V
 VCC for Am27C512-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

T-46-13-29

T-46-13-25

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 7)

TTL and NMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
VOH	Output HIGH Voltage	IOH = -400 μ A		2.4		V
VOL	Output LOW Voltage	IOL = 2.1 mA			0.45	V
VIH	Input HIGH Voltage			2.0	VCC + 0.5	V
VIL	Input LOW Voltage			-0.3	+0.8	V
ILI	Input Load Current	VIN = 0 V to VCC	C/I Devices		1.0	μ A
			E/M Devices		5.0	
ILO	Output Leakage Current	VOUT = 0 V to VCC	C/I Devices		10	μ A
			E/M Devices		10	
ICC1	VCC Active Current (Note 5 & 8)	CE = VIL, f = 10 MHz, IOUT = 0 mA (Open Outputs)	C/I Devices		40	mA
			E/M Devices		50	
ICC2	VCC Standby Current (Note 8)	CE = VIH, OE = VIL	C/I Devices		1	mA
			E/M Devices		1	

CMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
VOH	Output HIGH Voltage	IOH = -400 μ A		2.4		V
VOL	Output LOW Voltage	IOL = 2.1 mA			0.45	V
VIH	Input HIGH Voltage			VCC - 0.3	VCC + 0.3	V
VIL	Input LOW Voltage			-0.3	+0.8	V
ILI	Input Load Current	VIN = 0 V to VCC	C/I Devices		1.0	μ A
			E/M Devices		5.0	

DC CHARACTERISTICS over operating range unless otherwise specified (Cont'd.)

T-46-13-29

CMOS Inputs

T-46-13-25

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I_{LO}	Output Leakage Current	$V_{OUT} = 0 \text{ V to } V_{CC}$	C/I Devices E/M Devices	10 10	μA
I_{CC1}	V_{CC} Active Current (Note 5 & 8)	$\overline{CE} = V_{IL}$, $f = 10 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$ (Open Outputs)	C/I Devices E/M Devices	40 50	mA
I_{CC2}	V_{CC} Standby Current (Note 8)	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}$	C/I Devices E/M Devices	100 100	μA

CAPACITANCE (Notes 2, 3, & 6)

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
C_{IN1}	Input Capacitance	$V_{IN} = 0 \text{ V}$	10	pF
C_{IN2}	$\overline{OE}/V_{PP}$ Input Capacitance	$V_{IN} = 0 \text{ V}$	12	pF
C_{IN3}	$\overline{CE}$ Input Capacitance	$V_{IN} = 0 \text{ V}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0 \text{ V}$	12	pF

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
 2. Typical values are for nominal supply voltages.
 3. This parameter is only sampled and not 100% tested.
 4. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
 5. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
 6. $T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$.
 7. Minimum DC input voltage is -0.5 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns.
 Maximum DC voltage on output pins is $V_{CC} + 0.5 \text{ V}$ which may overshoot to $V_{CC} + 2.0 \text{ V}$ for periods less than 20 ns.
 8. For Am27C512-305DC $I_{CC1} = 50 \text{ mA}$, $I_{CC2} (\text{TTL}) = 5 \text{ mA}$, $I_{CC2} (\text{CMOS}) = 500 \mu\text{A}$ maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)


Parameter Symbols		Parameter Description	Test Conditions	Am27C512									Unit
JEDEC	Standard			-75	-90, -95	-120, -125	-150, -155	-170, -175	-200, -205	-250, -255	-300, -305		
t_{AVQV}	t_{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$	Min.								ns	
				Max.	70	90	120	150	170	200	250		300
t_{ELOV}	t_{CE}	Chip Enable to Output Delay	$\overline{OE}/V_{PP} = V_{IL}$	Min.								ns	
				Max.	70	90	120	150	170	200	250		300
t_{GLOV}	t_{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min.								ns	
				Max.	40	40	50	50	50	75	100		100
t_{EHQZ} , t_{GHQZ}	t_{DF}	Output Enable HIGH to Output Float (Note 2)		Min.								ns	
				Max.	25	30	30	30	30	60	60		60
t_{AXQX}	t_{OH}	Output Hold from Addresses, $\overline{CE}$, or $\overline{OE}$, whichever occurred first		Min.	0	0	0	0	0	0	0	ns	
				Max.									

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
 2. This parameter is only sampled and not 100% tested.
 3. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
 For the Am27C512-75:
 Output Load: 1 TTL gate and $C_L = 30 \text{ pF}$,
 Input Rise and Fall Times: 20 ns,
 Input Pulse Levels: 0 to 3 V,
 Timing Measurement Reference Level: 1.5 V for inputs and outputs.
 For all other versions:
 Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$,
 Input Rise and Fall Times: 20 ns,
 Input Pulse Levels: 0.45 to 2.4 V,
 Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

SWITCHING TEST CIRCUIT

T-46-13-29


T-46-13-25



TC003193

 $C_L = 100\text{ pF}$ including jig capacitance (30 pF for -75)

SWITCHING TEST WAVEFORM



11419-001A

WF026840

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ ns}$.

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ ns}$ for -75 devices.

SWITCHING WAVEFORMS


KEY TO SWITCHING WAVEFORMS

T-46-13-29

T-46-13-25

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE, ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010




WF001323

Notes: 1. $\overline{OE}$ may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of $\overline{CE}$ without impact on t_{ACC} .
 2. t_{DF} is specified from $\overline{OE}$ or $\overline{CE}$, whichever occurs first.

T-46-13-29

T-46-13-25



PF002841

Figure 1. Interactive Programming Flow Chart

INTERACTIVE ALGORITHM

T-46-13-29

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$) (Notes 1, 2, & 3).

T-46-13-25

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I_{LI}	Input Current (All Inputs)	$V_{IN} = V_{IL} \text{ or } V_{IH}$		10.0	μA
V_{IL}	Input LOW Level (All Inputs)		-0.3	0.8	V
V_{IH}	Input HIGH Level		2.0	$V_{CC} + 0.5$	V
V_{OL}	Output LOW Voltage During Verify	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{OH}	Output HIGH Voltage During Verify	$I_{OH} = -400 \mu\text{A}$	2.4		V
V_H	Ag Auto Select Voltage		11.5	12.5	V
I_{CC3}	VCC Supply Current (Program & Verify)			50	mA
I_{PP}	Vpp Supply Current (Program)	$\overline{CE} = V_{IL}, \overline{OE}/V_{PP} = V_{PP}$		30	mA
VCC	Interactive Supply Voltage		5.75	6.25	V
Vpp	Interactive Programming Voltage		12.0	13.0	V

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$) (Notes 1, 2, & 3).


Parameter Symbols		Parameter Description	Min.	Max.	Unit
JEDEC	Standard				
t_{AVEL}	t_{AS}	Address Setup Time	2		μs
t_{DVEL}	t_{DS}	Data Setup Time	2		μs
t_{GHAX}	t_{AH}	Address Hold Time	0		μs
t_{EHDX}	t_{DH}	Data Hold Time	2		μs
t_{EHQZ}	t_{DFP}	Chip Enable to Output Float Delay	0	60	ns
t_{VPS}	t_{VPS}	Vpp Setup Time	2		μs
t_{ELEH1}	t_{PW}	$\overline{CE}$ Initial Program Pulse Width	0.95	1.05	ms
t_{ELEH2}	t_{OPW}	$\overline{CE}$ Overprogram Pulse Width	1.95	2.05	ms
t_{VCS}	t_{VCS}	VCC Setup Time	2		μs
t_{ELQV}	t_{DV}	Data Valid from $\overline{CE}$		250	ns
t_{EHGL}	t_{OEHL}	$\overline{OE}/V_{PP}$ Hold Time	2		μs
t_{GLEL}	t_{VR}	$\overline{OE}/V_{PP}$ Recovery Time	2		μs

- Notes: 1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
2. When programming the Am27C512, a 0.1- μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)

T-46-13-29

T-46-13-25



WF021992

Notes: 1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH} .



2. t_{OE} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.

PHYSICAL DIMENSIONS

CDV028



T-46-13-29

T-46-13-25



08267B

PD 028




06842B

PHYSICAL DIMENSIONS (Cont'd.)

T-46-13-29

T-46-13-25

CLV032



PL 032

